

LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405

QUADRATURE CLOCK CONVERTER

FEATURES:

- x1 and x4 mode selection
- · Up to 16MHz output clock frequency
- Programmable output clock pulse width
- On-chip filtering of inputs for optical or
- magnetic encoder applications. • TTL and CMOS compatible I/Os
- +4.5V to +10V operation (VDD Vss)
- LS7083, LS7084 (DIP);

LS7083-S, LS7084-S (SOIC) - See Figure 1

Applications:

- Interface incremental encoders to Up / Down Counters (See Figure 6A and Figure 6B)
- Interface rotary encoders to Digital Potentiometers (See Figure 7)

DESCRIPTION

The LS7083 and LS7084 are CMOS quadrature clock converters. Quadrature clocks derived from optical or magnetic encoders, when applied to the A and B inputs of the LS7083 or LS7084, are converted to strings of Up Clocks and Down Clocks (LS7083) or to a Clock and an Up/Down direction control (LS7084). These outputs can be interfaced directly with standard Up/Down counters for direction and position sensing of the en-

INPUT/OUTPUT DESCRIPTION:

RBIAS (Pin 1)

Input for external component connection. A resistor connected between this input and VSS adjusts the output clock pulse width (Tow). For proper operation, the output clock pulse width must be less than or equal to the A, B pulse separation (Tow TPS).

VDD (Pin 2) Supply Voltage positive terminal.

Vss (Pin 3) Supply Voltage negative terminal.

A (Pin 4)

Quadrature Clock Input A. This input has a filter circuit to validate input logic level and eliminate encoder dither.

B (Pin 5)


Quadrature Clock Input B. This input has a filter circuit identical to input A.

x4/x1 (Pin 6)

This input selects between x1 and x4 modes of operation. A highlevel selects x4 mode and a low-level selects the x1 mode. In x4 mode, an output pulse is generated for every transition at either A or B input. In x1 mode, an output pulse is generated in one combined A/B input cycle. (See Figure 2.)

PIN ASSIGNMENT - TOP VIEW

January 2009



LS7083 - DNCK (Pin 7)

In LS7083, this is the DOWN Clock Output. This output consists of low-going pulses generated when A input lags the B input.

LS7084 - UP/DN (Pin 7)

In LS7084, this is the count direction indication output. When A input leads the B input, the UP/DN output goes high indicating that the count direction is UP. When A input lags the B input, UP/DN output goes low, indicating that the count direction is DOWN.

LS7083 - UPCK (Pin 8)

In LS7083, this is the UP Clock output. This output consists of lowgoing pulses generated when A input leads the B input.

LS7084N - CLK (Pin 8)

In LS7084, this is the combined UP Clock and DOWN Clock output. The count direction at any instant is indicated by the UP/ \overline{DN} output (Pin 7).

NOTE: For the **LS7084**, the timing of CLK and UP/DN requires that the counter interfacing with **LS7084** counts on the rising edge of the CLK pulses.

ABSOLUTE MAXIMUM RATINGS:

PARAMETER	SYMBOL	VALUE	UNITS
DC Supply Voltage	VDD - VSS	11.0	V
Voltage at any input	VIN	Vss - 0.3 to VDD + 0.3	V
Operating temperature	Та	0 to +70	°C
Storage temperature	Tstg	-55 to +150	O°

DC ELECTRICAL CHARACTERISTICS:


(All voltages referenced to Vss, TA = 0°C to 70°C.)


PARAMETER Supply voltage Supply current	SYMBOL Vdd Idd	MIN 4.5 -	MAX 10.0 6.0	UNITS V µA	CONDITION - V _{DD} = 10V, All input frequencies = 0Hz RBIAS = 2M
x4/x1 Logic Low A, B Logic Low	Vı∟ Vı∟	- - -	0.3Vdd 0.6 1.0 1.1	V V V V	- VDD = 4.5V VDD = 9V VDD = 10V
x4/x1Logic High A, B Logic High	Viн Viн	0.7Vdd 3.1 5.0 5.6	-	V V V V	- VDD = 4.5V VDD = 9V VDD = 10V
ALL OUTPUTS: Sink Current VoL = 0.4V	lol	1.75 5.0 5.7	-	mA mA mA	VDD = 4.5V VDD = 9V VDD = 10V
Source Current VOH = VDD - 0.5V	Іон	1.0 2.5 3.0	- - -	mA mA mA	VDD = 4.5V VDD = 9V VDD = 10V

TRANSIENT CHARACTERISTICS:

 $(TA = 0^{\circ}C \text{ to } 70^{\circ}C)$

	SYMBOL	MIN	МАХ	UNITS	CONDITION
A, B inputs: Validation Delay	Tvd	-	85 100	ns ns	VDD = 10V VDD = 9V
A, B inputs: Pulse Width	Tpw	- Tvd + Tow	160 Infinite	ns ns	VDD = 4.5V -
A to B or B to A Phase Delay	Tps	Tow	Infinite	ns	-
A, B frequency	fA, B	-	<u>1</u> 2Tpw	Hz	-
Input to Output Delay	Tds	- - -	120 150 235	ns ns ns	$V_{DD} = 10V$ $V_{DD} = 9V$ $V_{DD} = 4.5V$ Includes input validation delay
Output Clock Pulse Width	Tow	50	-	ns	See Fig. 4 & 5





7083/84-011209-4